

Document ID	Kind Codes	Source	Issue Date	Pages	
1	US 20030168703	US-PGPU	20030911	29	S
2	US 20020029360	US-PGPU	20020307	16	M
3	US 20020021147	US-PGPU	20020221	16	S
4	US 6617885 B2	USPAT	20030909	15	S
5	US 6466508 B1	USPAT	20021015	26	S
6	US 6295618 B1	USPAT	20010925	16	M
7	US 6243313 B1	USPAT	20010605	41	S
8	US 6243291 B1	USPAT	20010605	10	T
9	US 6240047 B1	USPAT	20010529	18	S
10	US 6233193 B1	USPAT	20010515	19	D
11	US 6226212 B1	USPAT	20010501	46	S
12	US 6222773 B1	USPAT	20010424	39	N
13	US 6194919 B1	USPAT	20010227	10	M
14	US 6191977 B1	USPAT	20010220	9	S
15	US 6118697 A	USPAT	20000912	39	N
16	US 6115321 A	USPAT	20000905	19	S
17	US 6097640 A	USPAT	20000801	13	M
18	US 6081453 A	USPAT	20000627	60	N
19	US 6075731 A	USPAT	20000613	23	M
20	US 6072719 A	USPAT	20000606	44	S
21	US 6028813 A	USPAT	20000222	24	N
22	US 6002616 A	USPAT	19991214	11	R
23	US 5928373 A	USPAT	19990727	13	H
24	US 5901102 A	USPAT	19990504	33	S
25	US 5768203 A	USPAT	19980616	17	S
26	US 5726930 A	USPAT	19980310	25	S
27	US 5602789 A	USPAT	19970211	48	E
28	US 5559990 A	USPAT	19960924	48	M
29	US 5517461 A	USPAT	19960514	33	S
30	US 5206866 A	USPAT	19930427		B
31	US 4475178 A	USPAT	19841002		S




(19) United States
 (12) Patent Application Publication (10) Pub. No.: US 2002/0021147 A1
 Lim et al. (43) Pub. Date: Feb. 21, 2002

(54) SENSE AMPLIFIERS HAVING GAIN CONTROL CIRCUITS THEREIN THAT INHIBIT SIGNAL OSCILLATIONS
 (76) Inventors: Jong-hyung Lim, Kyunggi-do (KR); Kyung-won Kang, Kyunggi-do (KR); Dong-ha Eym, Kyunggi-do (KR)
 (31) Int. Cl.⁷ H03F 3/45
 (32) U.S. Cl. 327/97
 (37) ABSTRACT

Correspondence Address:
 MYERS BIGGEL SIBLEY & SAJOVEC
 PO BOX 37421
 RALEIGH, NC 27637 (U.S.)
 (21) Appl. No.: 09/916,774
 (22) Filed: Jul. 27, 2001
 (30) Foreign Application Priority Data
 Aug. 9, 2000 (KR) 2000-46094

Integrated circuit memory devices according to the present invention include a sense amplifier having a pair of differential input signal lines, a pair of differential output signal lines, and a current amplifier. The current amplifier has an input stage electrically coupled to the pair of differential input signal lines and an output stage electrically coupled to the pair of differential output signal lines. The input stage and/or the output stage are responsive to a first control signal that reduces a gain of the current amplifier when the first control signal is asserted.



Document ID	Kind Codes	Source	Issue Date	Pa
1 US 20030168703		US-PGPU	20030911	29
2 US 6240047 B1		USPAT	20010529	18
3 US 6115321 A		USPAT	20000905	19
4 US 6097640 A		USPAT	20000801	13
5 US 6081453 A		USPAT	20000627	60
6 US 5901102 A		USPAT	19990504	33

Furutani (45) Date of Patent: May 4, 1999

5,694,364 12/1997 Mitsubishi 345/226

OTHER PUBLICATIONS

"An Experimental 1 Mbit DRAM Based on high S/N Design", R. Hori et al., IEEE Journal of Solid-State Circuits, vol. 30-19, No. 5, Oct. 1995, pp. 634-639.

"A 34-ns 16-Mbit DRAM with Commensurate Voltage Down-Conversion", R. Hori et al., IEEE Journal of Solid-State Circuits, vol. 27, No. 7 Jul. 1992, pp. 1020-1027.

Primary Examiner—A. Terzian
Attorney, Agent, or Firm—McDonough, Will & Emery

ABSTRACT

Internal power supply voltage V_{int} is generated from internal high voltage V_{pp} used for word line driving or the like, using as a channel MOS transistor which operates in a source follower mode. During operation of internal circuitry, gate potential of this source follower transistor is boosted by charge pumping operation of a capacitor. Thus, conductance of the source follower mode transistor can be increased during operation of the internal circuitry without using an internal high voltage generating circuit dedicated to generation of internal power supply voltage.

References Cited

U.S. PATENT DOCUMENTS

5,340,559 8/1994 Pat 345/226
 5,361,000 11/1994 Koshizawa 345/226

19 Claims, 13 Drawing Sheets